REFERENCES:

1. Al- Baz, A., & El- Sayed, A. (2018). A new algorithm for cluster head selection in LEACH protocol for wireless sensor networks. *International journal of communication systems*, *31*(1), e3407.
2. Awad, A., Takahashi, A., Tanaka, S., & Kodama, C. (2017). A Fast Process-Variation-Aware Mask Optimization Algorithm With a Novel Intensity. *IEEE Transactions on Very Large Scale Integration (VLSI) Systems*, *25*(3), 998-1011.
3. Buonomo, A.L. Schiavo, "A Study of Injection Locking in Dual-Band CMOS Frequency Dividers" IEEE Transactions on Circuits and systems I: Regular Papers, Vol: PP, Issue: 99, 2017.
4. C. Seabaugh and Q. Zhang, "Low-voltage tunnel transistors for beyond CMOS logic," Proc. IEEE, Vol. 98, No. 12, pp. 2095–2110, Dec. 2010.
5. Cai, H., Wang, Y., de Barros Naviner, L. A., & Zhao, W. (2016). Breakdown analysis of magnetic flip-flop with 28-nm UTBB FDSOI technology. *IEEE Transactions on Device and Materials Reliability*, *16*(3), 376-383.
6. Chun, J. W., & Chen, C. R. (2016). Transistor and pin reordering for leakage reduction in CMOS circuits. *Microelectronics Journal*, *53*, 25-34.
7. Chung-Shuo, F. A. N. (2013). Rich: Region-based intelligent cluster-head selection and node deployment strategy in concentric-based WSNs. *Advances in Electrical and Computer Engineering*, *13*(4), 3-8.
8. Dadoria, A. K., Khare, K., Gupta, T. K., & Khare, N. (2017). Integrating sleep and pass transistor logic for leakage power reduction in FinFET circuits. *Journal of Computational Electronics*, *16*(3), 867-874.
9. Dash, J., Dam, B., & Swain, R. (2017). Optimal design of linear phase multi-band stop filters using improved cuckoo search particle swarm optimization. *Applied Soft Computing*, *52*, 435-445.
10. Dehbashian, M., & Maymandi-Nejad, M. (2017). An enhanced optimization kernel for analog IC design automation using the shrinking circles technique. *Engineering Applications of Artificial Intelligence*, *58*, 62-78.
11. Ellu, G. (2018). Hierarchy of Clusters with an Idea of Minimizing the Total Energy Spent in the System.

12. El-Maleh, A. H. (2017). A probabilistic pair wise swap search state assignment algorithm for sequential circuit optimization. *Integration, the VLSI Journal*, *56*, 32-43.
13. El-Maleh, A. H., Sait, S. M., & Bala, A. (2015). State assignment for area minimization of sequential circuits based on cuckoo search optimization. *Computers & Electrical Engineering*, *44*, 13-23.
14. Farnsworth, M., Tiwari, A., & Zhu, M. (2017). Multi-level and multi-objective design optimisation of a MEMS band pass filter. *Applied Soft Computing*, *52*, 642-656.
15. Funke, J., Hougardy, S., & Schneider, J. (2016). An exact algorithm for wire length optimal placements in VLSI design. *Integration, the VLSI Journal*, *52*, 355-366.
16. Geetha, B. T., Padmavathi, B., & Perumal, V. (2017, September). Design methodologies and circuit optimization techniques for low power CMOS VLSI design. In *2017 IEEE International Conference on Power, Control, Signals and Instrumentation Engineering (ICPCSI)* (pp. 1759-1763). IEEE.
17. Ghosh, S., & Samanta, S. (2014). Fixed structure compensator design using a constrained hybrid evolutionary optimization approach. *ISA transactions*, *53*(4), 1119-1130.
18. Gupta, P., & Kumar, M. (2018). Design of modified low power CMOS differential ring oscillator using sleepy transistor concept. *Analog Integrated Circuits and Signal Processing*, *96*(1), 87-104.
19. Hungerländer, P., & Anjos, M. F. (2015). A semi definite optimization-based approach for global optimization of multi-row facility layout. *European journal of operational Research*, *245*(1), 46-61.
20. Jianli, Chen, Yan, Liu, Ziran, Zhu, Wenxing, Zhu, 2017. An adaptive hybrid memetic algorithm for thermal-aware non-slicing VLSI floor planning. Integr. VLSI J.
21. K. Zhu, S.K. Islam, J. Holleman, S. Yuan, "A Low-Power Dual-Modulus Injection-Locked Frequency Divider for Medical Implants," Radio and Wireless Symposium (RWS), 2011 IEEE.
22. Kaboli, M., Ghanavati, B., & Akhlaghi, M. (2017). A new CMOS pseudo approximation exponential function generator by modified particle swarm optimization algorithm. *Integration, the VLSI Journal*, *56*, 70-76.
23. Karmakar, R., & Chattopadhyay, S. (2015). Window-based peak power model and Particle Swarm Optimization guided 3-dimensional bin packing for SoC test scheduling. *Integration, the VLSI Journal*, *50*, 61-73.

24. Kaur Er, S., & Sharma, E. S. (2018). Enhancement of Energy Aware Hierarchical Cluster-based Routing Protocol for WSNs. *International Journal of Modern Education and Computer Science*, *10*(4), 26.
25. Khera, V. K., Sharma, R. K., & Gupta, A. K. (2017). A heuristic fault based optimization approach to reduce test vectors count in VLSI testing. *Journal of King Saud University-Computer and Information Sciences*.
26. Khodabandeloo, B., Khonsari, A., Jasemi, M., & Taheri, G. (2017). A fast temperature-aware fixed-outline floor planning framework using convex optimization. *Integration, the VLSI Journal*, *58*, 101-110.
27. Kourany, T., Ghoneima, M., Hegazi, E., & Ismail, Y. (2017). PASSIOT: A Pareto-optimal multi-objective optimization approach for synthesis of analog circuits using Sobol'indices-based engine. *Integration, the VLSI Journal*, *58*, 9-21.
28. Lim, Z. Y., Ponnambalam, S. G., & Izui, K. (2017). Multi-objective hybrid algorithms for layout optimization in multi-robot cellular manufacturing systems. *Knowledge-Based Systems*, *120*, 87-98.
29. Lorenzo, R., & Chaudhary, S. (2017). Review of circuit level leakage minimization techniques in CMOS VLSI circuits. *IETE Technical Review*, *34*(2), 165-187.
30. Malak, A., Li, Y., Iskander, R., Durbin, F., Javid, F., Guebhard, J. M. & Tissot, A. (2015). Fast multidimensional optimization of analog circuits initiated by mono dimensional global Peano explorations. *Integration, the VLSI Journal*, *48*, 198-212.
31. Martins, R., Lourenço, N., & Horta, N. (2015). Multi-objective optimization of analog integrated circuit placement hierarchy in absolute coordinates. *Expert Systems with Applications*, *42*(23), 9137-9151.
32. Neha Gupta, Priyanka Parihar, Vaibhav Neema, and Praveen Singh, "Novel approach for SLEEP transistor sizing to suppress power and ground bouncing noise in MTCMOS clustering technique", 2nd international conference on Nano-electronics, Circuits and Communication Systems (NCCS-2016), pp 50, December 2016.
33. Povoa, R., Bastos, I., Lourenço, N., & Horta, N. (2016). Automatic synthesis of RF front-end blocks using multi-objective evolutionary techniques. *Integration, the VLSI Journal*, *52*, 243-252.
34. Priya, M. G. (2015). Sleepy-Pass Gate Based Leakage Reduction Technique For CMOS VLSI Circuits.

35. Qin, J., Fu, W., Gao, H., & Zheng, W. X. (2017). Distributed $ k $-means algorithm and fuzzy $ c $-means algorithm for sensor networks based on multi agent consensus theory. *IEEE transactions on cybernetics*, *47*(3), 772-783.
36. Reza, A. K., Hassan, M. K., & Roy, K. (2017). Büttiker Probe-Based of TDDB: Application to Dielectric Breakdown in MTJs and MOS Devices. *IEEE Transactions on Electron Devices*, *64*(8), 3337-3345.
37. Roy and N. Sarma, "Energy Saving in MAC Layer of Wireless Sensor Networks: a Survey", National Workshop in Design and Analysis of Algorithm (NWDAA), Tezpur University, India, 2010.
38. Sait, S. M., & Siddiqi, U. F. (2016). A stochastic evolution algorithm based 2D VLSI global router. *Integration, the VLSI Journal*, *53*, 115-125.
39. Sakthimurugan, K., & Geetha, K. (2018). Designing low power magentic flip flop in 45 nm FDSOI technology for large scale cluster based engineering application. *Cluster Computing*, 1-6.
40. Sharma, P. K., & Singh, N. K. (2014, July). Power comparison of single and dual rail 2: 1 MUX designs at different levels of technology. In *Control, Instrumentation, Communication and Computational Technologies (ICCICCT), 2014 International Conference on* (pp. 671-675). IEEE.
41. Taassori, M., Taassori, M., Niroomand, S., Vizvari, B., Uysal, S., & Hadi-Vencheh, A. (2015). OPAIC: An optimization technique to improve energy consumption and performance in application specific network on chips. *Measurement*, *74*, 208-220.
42. Tripathi, M., Gaur, M. S., Laxmi, V., & Battula, R. B. (2017). Balanced energy routing protocol for clustered wireless sensor network. *International Journal of Information and Communication Technology*, *11*(3), 396-411.
43. Yang, P., Yang, H., Qiu, W., Wang, S., & Li, C. (2014). Optimal approach on net routing for VLSI physical design based on Tabu-ant colonies modelling. *Applied Soft Computing*, *21*, 376-381.
44. Zhang, K. (2018, April). Circuit design in nano-scale CMOS technologies. In *VLSI Design, Automation and Test (VLSI-DAT), 2018 International Symposium on* (pp. 1-1). IEEE.